WHAT IS CLAIMED IS:

 A method of manufacturing a laterally diffused metal oxide semiconductor (LDMOS) device, comprising:

forming a lightly-doped source/drain region with a first dopant, the lightly-doped source/drain region located between first and second isolation structures; and

creating a gate over the light ly-doped source/drain region.

- 2. The method as recited in Claim 1 wherein forming includes forming a lightly-doped source drain region with a first N-type dopant.
- 3. The method as recited in Claim 2 wherein the first N-type dopant has an implant dose ranging from about 1E12 atoms/cm 2 to about 1E13 atoms/cm 2 .
- 4. The method as recited in Claim 3 wherein the first N-type dopant has an implant dose of about 5E12 atoms/cm².
- 5. The method as recited in Claim 1 further including
 2 diffusing a second dopant at least partially across the lightly-

- doped source/drain region and under the gate to form a first 3
- portion of a channel.

C1

4

(1) m

2

- The method as recited in Claim 5 wherein diffusing the second dopant includes diffusing a second P-type dopant having an implant dose ranging from about 1E13 atoms/cm2 to about 1E14 atoms/cm².
- The method as recited in Claim 5 wherein diffusing the second dopant, includes diffusing a second P-type dopant having an implant dose about 100 times higher than an implant dose of the first dopant
- The method as recited in Claim 5 further including placing a heavy concentration of the first dopant in a region adjacent a source side of the gate, and in the lightly-doped source/drain region adjacent a drain side of the gate.
- The method as recited in Claim 8 wherein placing includes placing the heavy concentration of the first dopant in the lightlydoped source/drain region a distance ranging from about 2000 nm to 20000 - 30000)

10. The method as recited in Clarm 8 wherein placing includes placing an implant dose of the first dopant ranging from about 1E15



- 11. A method of manufacturing an integrated circuit, comprising:
- fabricating laterally diffused metal oxide semiconductor 3
- 4 (LDMOS) transistors, including:
- 5 forming a lightly-doped source/drain region with a first
- dopant, the lightly-doped source/drain region located between 6
- first and second isolation structures; and 7
- 8 creating a gate over the lightly-doped source/drain 9
- region;

depositing interlevel dielectric layers over the LDMOS transistors; and

creating interconnect structures in the interlevel dielectric layers and interconnecting the LDMOS transistors to form an operative-integrated circuit.

- 12. The method as recited in Claim 11 wherein forming includes forming a lightly-doped source/drain region with a first N-type dopant.
- 13. The method as recited in Claim 12 wherein the first $\ensuremath{\text{N}}\xspace$
- type dopant has an implant dose ranging from about 1E12 atoms/cm 2
- 3 to about 1E13 atoms/cm2.

- 14. The method as recited in Claim 13 wherein the first N- $\,$
- 2 type dopant has an implant dose of about 5E12 atoms/cm².
 - 15. The method as recited in Claim 11 further including
- 2 diffusing a second dopant at least partially across the lightly-
- 3 doped source/drain region and under the gate to form a first
- 4 portion of a channel.

S Common :

- 16. The method as recited in Claim 15 wherein diffusing the second dopant includes diffusing a $\frac{second P-type dopant}{second P-type dopant}$ having an implant dose ranging from about 1E13 atoms/cm² to about 1E14 atoms/cm².
- 17. The method as recited in Claim 15 wherein diffusing the second dopant includes diffusing a second P-type having an implant dose about 100 times higher than an implant dose of the first dopant.
- 18. The method as recited in Claim 15 further including
- 2 placing a heavy concentration of the first dopant in a region
- 3 adjacent a source side of the gate, and in the lightly-doped
- 4 source/drain region adjacent a drain side of the gate.



- 19. The method as recited in Claim 18 wherein placing
- 2 includes placing the heavy concentration of the first dopant in the
- 3 lightly-doped source/drain region a distance ranging from about
- 4 2000 nm to about 3000 nm from the drain side of the gate.
 - 20. The method as recited in Claim 18 wherein placing
- 2 includes placing an implant dose of the first dopant ranging from
- 3 about 1E15 atoms/cm² to about 1E16 atoms/cm².